

FPGA Synthesis and Prototyping Lab: 34

Basic Gates

Introduction

The purpose of this experiment is to Synthesis and Check the behavior of several of the basic logic gates mentioned in Lab-1

Software tools Requirement

Xilinx Vivado

Synthesis the Basic Gates given in Lab-1 on ARTY A7 FPGA or NEXYS A7 FPGA Kit associated with your Login.

Results should have

Synthesis Report

RTL Schematic

Pin Mapping Report

Screenshot of the Remote Lab-Showing outputs (if any)

Note: Details of the Kits –ARTY A7 and NEXYS A7 is available in our Learning Management Portal (LMS)

You can login to our LMS with Login ID and Password Provided

